BEGIN:VCALENDAR
VERSION:2.0
PRODID:Linklings LLC
BEGIN:VTIMEZONE
TZID:America/Chicago
X-LIC-LOCATION:America/Chicago
BEGIN:DAYLIGHT
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
TZNAME:CDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
TZNAME:CST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20230124T171519Z
LOCATION:C146
DTSTART;TZID=America/Chicago:20221114T103000
DTEND;TZID=America/Chicago:20221114T110000
UID:submissions.supercomputing.org_SC22_sess441_ws_h2rc104@linklings.com
SUMMARY:A First Step Toward Support for MPI Partitioned Communication on S
 YCL-Programmed FPGAs
DESCRIPTION:Workshop\n\nA First Step Toward Support for MPI Partitioned Co
 mmunication on SYCL-Programmed FPGAs\n\nChristgau, Knaust, Steinke\n\nVers
 ion 4.0 of the Message Passing Interface standard introduced the concept o
 f Partitioned Communication, which adds support for multiple contributions
  to a communication buffer. Although initially targeted at multithreaded M
 PI applications, Partitioned Communication currently receives attraction i
 n the context of accelerators, especially GPUs. In this publication, it is
  demonstrated that this communication concept can be implemented for SYCL-
 programmed FPGAs. This includes a discussion of the design space and the p
 resentation of a prototype implementation. Experimental results show that 
 a lightweight implementation on top of an existing MPI library is possible
 . The presented approach also reveals issues in both the SYCL and the MPI 
 standard, which needs to be addressed for improved support for the intende
 d communication style.\n\nSession Format: Recorded\n\nRegistration Categor
 y: Workshop Reg Pass
END:VEVENT
END:VCALENDAR